



**MOTOROLA**

**MC14017B**

T-45-23-21

### DECADE COUNTER

The MC14017B is a five-stage Johnson decade counter with built-in code converter. High speed operation and spike-free outputs are obtained by use of a Johnson decade counter design. The ten decoded outputs are normally low, and go high only at their appropriate decimal time period. The output changes occur on the positive-going edge of the clock pulse. This part can be used in frequency division applications as well as decade counter or decimal decode display applications.

- Fully Static Operation
- DC Clock Input Circuit Allows Slow Rise Times
- Carry Out Output for Cascading
- Divide-by-N Counting
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4017B
- Triple Diode Protection on All Inputs

### MAXIMUM RATINGS<sup>a</sup> (Voltages Referenced to V<sub>SS</sub>)



Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in, V<sub>out</sub></sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> - 0.5	V
I <sub>in, I<sub>out</sub></sub>	Input or Output Current (DC or Transient), per Pin	± 0	mA
P <sub>D</sub>	Power Dissipation, per Package	500	mW
T <sub>stg</sub>	Storage Temperature	-85 to +150	°C
T <sub>L</sub>	Lead Temperature (3-Second Soldering)	260	°C

<sup>a</sup>Maximum Ratings are those values beyond which damage to the device may occur.

Temperature Derating: Plastic "P" and D/DY<sup>b</sup> Packages: -7.0 mW/°C From 65°C To 125°C  
Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

6

### LOGIC DIAGRAM



### ORDERING INFORMATION

MC14XXXBCP Plastic  
MC14XXXBCL Ceramic  
MC14XXXBD SOIC


T<sub>A</sub> = -55° to 125°C for all packages.

### FUNCTIONAL TRUTH TABLE (Positive Logic)

CLOCK	CLOCK ENABLE	RESET	DECODE OUTPUT - n
0	X	0	n
x	1	0	n
x	x	1	Q0
0	0	0	n+1
1	x	0	n
x	0	0	n
1	1	0	n+1

X = Don't Care; 14 n < 8 Carry = "1"; Otherwise = "0"

### BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage <i>V<sub>in</sub> = V<sub>DD</sub> or 0</i>	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.85	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage <i>(V<sub>O</sub> = 4.5 or 0.5 Vdc)</i> <i>(V<sub>O</sub> = 9.0 or 1.0 Vdc)</i> <i>(V<sub>O</sub> = 13.5 or 1.5 Vdc)</i>	V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11	—	11	8.25	—	11	—	
Output Drive Current <i>(V<sub>OH</sub> = 2.5 Vdc)</i> <i>(V<sub>OM</sub> = 4.8 Vdc)</i> <i>(V<sub>OM</sub> = 9.5 Vdc)</i> <i>(V<sub>OH</sub> = 13.5 Vdc)</i>	Source	I <sub>OH</sub>	5.0	-3.0	—	-2.4	-4.2	—	-1.7	mAdc
			5.0	-0.64	—	-0.51	-0.88	—	-0.36	
			10	-1.6	—	-1.3	-2.25	—	-0.8	
			15	-4.2	—	-3.4	-8.8	—	-2.4	
	Sink	I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	mAdc
			10	1.6	—	1.3	2.25	—	0.9	
			15	4.2	—	3.4	8.8	—	2.4	
Input Current	I <sub>IN</sub>	15	—	±0.1	—	±0.0001	±0.1	—	±1.0	μAdc
Input Capacitance <i>(V<sub>in</sub> = 0)</i>	C <sub>IN</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current <i>(Per Package)</i>	I <sub>DD</sub>	5.0	—	6.0	—	0.005	5.0	—	160	μAdc
(V <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	10	—	10	—	0.010	10	—	300	μAdc
		15	—	20	—	0.016	20	—	600	
		5.0	—	$I_T = (0.27 \mu A/kHz) f + I_{DD}$					μAdc	
$I_T = (0.35 \mu A/kHz) f + I_{DD}$					μAdc					
$I_T = (0.63 \mu A/kHz) f + I_{DD}$										

\*Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in  $\text{pF}$ ,  $V = (V_{DD} - V_{SS})$  in volts,  
 $f$  in kHz is input frequency, and  $k = 0.0011$ .

## PIN ASSIGNMENT



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper op-

eration,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.


SWITCHING CHARACTERISTICS\*  $I_{OL} = 50 \mu A$ ,  $T_A = 25^\circ C$ 

Characteristic	Symbol	V <sub>DD</sub> Vol	Min	Typ #	Max	Unit
Output Rise and Fall Time						ns
$t_{TLH}, t_{THL} = (1.6 \text{ ns/pF}) C_L + 25 \text{ ns}$	$t_{TLH}, t_{THL}$	5.0	—	100	200	
$t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		10	—	50	100	
$t_{TLH}, t_{THL} = (0.35 \text{ ns/pF}) C_L + 5.5 \text{ ns}$		15	—	40	80	
Propagation Delay Time						ns
Reset to Decode Output						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0	—	500	1000	
$t_{PLH}, t_{PHL} = (0.86 \text{ ns/pF}) C_L + 197 \text{ ns}$		10	—	230	460	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$		15	—	175	350	
Propagation Delay Time						ns
Clock to $C_{out}$						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0	—	400	800	
$t_{PLH}, t_{PHL} = (0.86 \text{ ns/pF}) C_L + 197 \text{ ns}$		10	—	175	350	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$		15	—	125	250	
Propagation Delay Time						ns
Clock to Decode Output						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0	—	500	1000	
$t_{PLH}, t_{PHL} = (0.86 \text{ ns/pF}) C_L + 197 \text{ ns}$		10	—	230	460	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$		15	—	175	350	
Turn-Off Delay Time						ns
Reset to $C_{out}$						
$t_{PLH} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$	$t_{PLH}$	5.0	—	400	800	
$t_{PLH} = (0.86 \text{ ns/pF}) C_L + 197 \text{ ns}$		10	—	175	350	
$t_{PLH} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$		15	—	125	250	
Clock Pulse Width	$t_{w(H)}$	5.0	250	125	—	ns
		10	100	50	—	
		15	75	35	—	
Clock Frequency	$f_{cl}$	5.0	—	6.0	2.0	MHz
		10	—	12	5.0	
		15	—	16	6.7	
Reset Pulse Width	$t_{w(H)}$	5.0	500	250	—	ns
		10	250	125	—	
		15	190	95	—	
Reset Removal Time	$t_{rem}$	5.0	750	375	—	ns
		10	275	135	—	
		15	210	105	—	
Clock Input Rise and Fall Time	$t_{TLH}, t_{THL}$	5.0				—
		10				
		15				
Clock Enable Setup Time	$t_{su}$	5.0	350	175	—	ns
		10	180	75	—	
		15	115	52	—	
Clock Enable Removal Time	$t_{rem}$	5.0	420	260	—	ns
		10	200	100	—	
		15	140	70	—	

\*The formulas given are for the typical characteristics only at  $25^\circ C$ .


#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**FIGURE 1 - TYPICAL OUTPUT SOURCE AND OUTPUT SINK CHARACTERISTICS TEST CIRCUIT**



	OUTPUT SINK DRIVE	OUTPUT SOURCE DRIVE
DECODE OUTPUTS	(S1 to A)	Clock to desired outputs (S1 to S1) A to A
Carry	Clock to 5 thru 9 (S1 to S1)	S1 to A
VGS =	VDD	-VDD
VDS =	Vout	Vout - VDD

**FIGURE 2 – TYPICAL POWER DISSIPATION TEST CIRCUIT**



#### **APPLICATIONS INFORMATION**

Figure 3 shows a technique for extending the number of decoded output states for the MC14017B. Decoded outputs are sequential within each stage and from stage to stages, with no dead time (except propagation delay).

FIGURE 3 - COUNTER EXPANSION

